



NE555 SA555 - SE555

GENERAL PURPOSE SINGLE BIPOLAR TIMERS

- LOW TURN OFF TIME
- MAXIMUM OPERATING FREQUENCY GREATER THAN 500kHz
- TIMING FROM MICROSECONDS TO HOURS
- OPERATES IN BOTH ASTABLE AND MONOSTABLE MODES
- HIGH OUTPUT CURRENT CAN SOURCE OR SINK 200mA
- ADJUSTABLE DUTY CYCLE
- TTL COMPATIBLE
- TEMPERATURE STABILITY OF 0.005% PER°C

DESCRIPTION


The NE555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor.

The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.


ORDER CODE

Part Number	Temperature Range	Package	
		N	D
NE555	0°C, 70°C	•	•
SA555	-40°C, 105°C	•	•
SE555	-55°C, 125°C	•	•

N = Dual in Line Package (DIP)
D = Small Outline Package (SO) - also available in Tape & Reel (DT)




PIN CONNECTIONS (top view)




NE555-SA555-SE555

BLOCK DIAGRAM



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	18	V
T_j	Junction Temperature	150	°C
T_{stg}	Storage Temperature Range	-65 to 150	°C

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage	NE555 SA555 SE555	4.5 to 16 4.5 to 16 4.5 to 18	V
$V_{th}, V_{trig}, V_{cl}, V_{reset}$	Maximum Input Voltage	V_{CC}	V	
T_{oper}	Operating Free Air Temperature Range	for NE555 for SA555 for SE555	0 to 70 -40 to 105 -55 to 125	°C

ELECTRICAL CHARACTERISTICS $T_{amb} = +25^{\circ}\text{C}$, $V_{CC} = +5\text{V}$ to $+15\text{V}$ (unless otherwise specified)

Symbol	Parameter	SE555			NE555 - SA555			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I_{CC}	Supply Current ($R_L = \infty$) - note ¹⁾							mA
	Low Stage $V_{CC} = +5\text{V}$		3	5		3	6	
	High State $V_{CC} = +15\text{V}$		10	12		10	15	
	Timing Error (monostable) ($R_A = 2\text{k}\Omega$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$)							% ppm/ $^{\circ}\text{C}$ %/V
	Initial Accuracy - note ²⁾		0.5	2		1	3	
	Drift with Temperature Drift with Supply Voltage		30 0.05	100 0.2		50 0.1	0.5	
	Timing Error (astable) ($R_A, R_B = 1\text{k}\Omega$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$, $V_{CC} = +15\text{V}$)							% ppm/ $^{\circ}\text{C}$ %/V
	Initial Accuracy - see note 2		1.5			2.25		
	Drift with Temperature Drift with Supply Voltage		90 0.15			150 0.3		
V_{CL}	Control Voltage Level							V
	$V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	
V_{th}	Threshold Voltage							V
	$V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	9.4 2.7	10 3.33	10.6 4	8.8 2.4	10 3.33	11.2 4.2	
I_{th}	Threshold Current - note ³⁾		0.1	0.25		0.1	0.25	μA
V_{trig}	Trigger Voltage							V
	$V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	4.8 1.45	5 1.67	5.2 1.9	4.5 1.1	5 1.67	5.6 2.2	
I_{trig}	Trigger Current ($V_{trig} = 0\text{V}$)		0.5	0.9		0.5	2.0	μA
V_{reset}	Reset Voltage ⁴⁾	0.4	0.7	1	0.4	0.7	1	V
I_{reset}	Reset Current							mA
	$V_{reset} = +0.4\text{V}$ $V_{reset} = 0\text{V}$		0.1 0.4	0.4 1		0.1 0.4	0.4 1.5	
V_{OL}	Low Level Output Voltage							V
	$V_{CC} = +15\text{V}$		0.1	0.15		0.1	0.25	
	$I_{O(sink)} = 10\text{mA}$		0.4	0.5		0.4	0.75	
	$I_{O(sink)} = 50\text{mA}$		2	2.2		2	2.5	
	$I_{O(sink)} = 100\text{mA}$		2.5			2.5		
	$I_{O(sink)} = 200\text{mA}$		0.1	0.25		0.3	0.4	
$V_{CC} = +5\text{V}$		0.05	0.2		0.25	0.35		
V_{OH}	High Level Output Voltage							V
	$V_{CC} = +15\text{V}$		13	12.5		12.5		
	$I_{O(sink)} = 200\text{mA}$ $I_{O(sink)} = 100\text{mA}$		13.3 3	13.3 3.3		13.3 3.3		
$I_{dis(off)}$	Discharge Pin Leakage Current (output high) ($V_{dis} = 10\text{V}$)		20	100		20	100	nA
$V_{dis(sat)}$	Discharge pin Saturation Voltage (output low) - note ⁵⁾							mV
	$V_{CC} = +15\text{V}$, $I_{dis} = 15\text{mA}$		180	480		180	480	
	$V_{CC} = +5\text{V}$, $I_{dis} = 4.5\text{mA}$		80	200		80	200	
t_r	Output rise Time		100	200		100	300	ns
t_f	Output Fall Time		100	200		100	300	ns
t_{off}	Turn off Time - note ⁶⁾ ($V_{reset} = V_{CC}$)		0.5			0.5		μs

1. Supply current when output is high is typically 1mA less.

2. Tested at $V_{CC} = +5\text{V}$ and $V_{CC} = +15\text{V}$

3. This will determine the maximum value of $R_A + R_B$ for +15V operation the max total is $R = 20\text{M}\Omega$ and for 5V operation the max total $R = 3.5\text{M}\Omega$

4. Specified with trigger input high

5. No protection against excessive pin 7 current is necessary, providing the package dissipation rating will not be exceeded

6. Time measured from a positive going input pulse from 0 to $0.8 \times V_{CC}$ into the threshold to the drop from high to low of the output trigger is tied to threshold.

Figure 1 : Minimum Pulse Width Required for Triggering




Figure 2 : Supply Current versus Supply Voltage




Figure 3 : Delay Time versus Temperature




Figure 4 : Low Output Voltage versus Output Sink Current




Figure 5 : Low Output Voltage versus Output Sink Current




Figure 6 : Low Output Voltage versus Output Sink Current




Figure 7 : High Output Voltage Drop versus Output




Figure 8 : Delay Time versus Supply Voltage





Figure 9 : Propagation Delay versus Voltage Level of Trigger Value




APPLICATION INFORMATION

MONOSTABLE OPERATION

In the monostable mode, the timer functions as a one-shot. Referring to figure 10 the external capacitor is initially held discharged by a transistor inside the timer.

Figure 10 :



The circuit triggers on a negative-going input signal when the level reaches 1/3 V_{CC}. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 R_1 C_1$ and is easily determined by figure 12.

Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the reset terminal (pin 4) and the trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $t = R_1 C_1$. When the voltage across the capacitor equals 2/3 V_{CC}, the comparator resets the flip-flop which then discharge the capacitor rapidly and drives the output to its LOW state.

Figure 11 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possibly or false triggering.



Figure 11 :





Figure 12 :



ASTABLE OPERATION

When the circuit is connected as shown in figure 13 (pin 2 and 6 connected) it triggers itself and free runs as a multi vibrator. The external capacitor charges through R_1 and R_2 and discharges through R_2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C_1 charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 13 :




Figure 14 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$$t_1 = 0.693 (R_1 + R_2) C_1$$

and the discharge time (output LOW) by:

$$t_2 = 0.693 (R_2) C_1$$

Thus the total period T is given by:

$$T = t_1 + t_2 = 0.693 (R_1 + 2R_2) C_1$$

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R_1 + 2R_2) C_1}$$

may be easily found by figure 15.

The duty cycle is given by:

$$D = \frac{R_2}{R_1 + 2R_2}$$

Figure 14 :






Figure 15 : Free Running Frequency versus R_1 , R_2 and C_1



PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 16 shows the circuit.

Figure 16 : Pulse Width Modulator



LINEAR RAMP

When the pull-up resistor, RA, in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 17 shows a circuit configuration that will perform this function.

Figure 17 :





Figure 18 shows waveforms generated by the linear ramp.

The time interval is given by:

$$T = \frac{(2/3 V_{cc} R_E (R_1 + R_2) C}{R_1 V_{cc} - V_{BE} (R_1 + R_2)} \quad V_{BE} = 0.6V$$



Figure 18 : Linear Ramp



50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle the resistors RA and RE may be connected as in figure 19. The time period for the output high is the same as previous,

$$t_1 = 0.693 R_A C$$


For the output low it is $t_2 =$

$$[(R_1 R_B)/(R_A + R_B)].C.Ln \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$

Thus the frequency of oscillation is:

$$f = \frac{1}{t_1 + t_2}$$

Figure 19 : 50% Duty Cycle Oscillator




Note that this circuit will not oscillate if RB is greater than 1/2 RA because the junction of RA and RB cannot bring pin 2 down to 1/3 VCC and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply by passing is necessary to protect associated circuitry. Minimum recommended is 0.1μF in parallel with 1μF electrolytic.

PACKAGE MECHANICAL DATA


Plastic DIP-8 MECHANICAL DATA						
DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A		3.3			0.130	
a1	0.7			0.028		
B	1.39		1.65	0.055		0.065
B1	0.91		1.04	0.036		0.041
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			9.8			0.386
E		8.8			0.346	
e		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			7.1			0.280
I			4.8			0.189
L		3.3			0.130	
Z	0.44		1.6	0.017		0.063



P001F

PACKAGE MECHANICAL DATA

SO-8 MECHANICAL DATA						
DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	1.35		1.75	0.053		0.069
A1	0.10		0.25	0.04		0.010
A2	1.10		1.65	0.043		0.065
B	0.33		0.51	0.013		0.020
C	0.19		0.25	0.007		0.010
D	4.80		5.00	0.189		0.197
E	3.80		4.00	0.150		0.157
e		1.27			0.050	
H	5.80		6.20	0.228		0.244
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
k	8° (max.)					
ddd			0.1			0.04



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
<http://www.st.com>